

# MICROPROCESSORS AND MICROSYSTEMS

## Index to Volume 16 (1992)

No 1 pp 1-56

No 2 pp 57-112

No 3 pp 113-168

No 4 pp 169-224

No 5 pp 225-280

No 6 pp 281-336

No 7 pp 337-392

No 8 pp 393-448

No 9 pp 449-504

No 10 pp 505-560

## Author index

Key: (AN) = application note

Abnous, A, Christensen, C, Gray, J, Lenell, J, Naylor, A and Bagherzadeh, N, *Design and implementation of the 'Tiny RISC' microprocessor*, 187

Akella, V see Gopalakrishnan, G, 517

Allinson, N M and Sales, M J, *CART - a cellular automata research tool*, 403

Anderson, A J, *A transputer based supervisor for adaptive signal processing*, 291

Arden, B see Youssef, A, 3

Arruabarrena, A see Izu, C, 301

Baer, J-L see Bertoni, J, 339

Bagherzadeh, N see Abnous, A, 187

Balaji, K R see Ranganathan, N, 227

Ball, E see Gibbs, D S, 59

Balsara, P T see Vaidyanathan, A, 321

Barlas, G D, Frangakis, G and Skordalakis, E, *TFGS: a transputer file and graphics system for PC-hosted machines*, 453

Barrie, P, Cockshott, P, Milne, G J and Shaw, P, *Design and verification of a highly concurrent machine*, 115

Battiti, R and Tecchioli, G, *Parallel biased search for combinatorial optimization: genetic algorithms and TABU*, 351

Beivide, R see Izu, C, 301

Bertoni, J, Baer, J-L and Wang, W-H, *Scaling shared-bus multi-processors with multiple buses and shared caches: a performance study*, 339

Bertossi, A A and Mancini, L, *Fault-tolerant LPT task scheduling in multiprocessor systems*, 91

Briers, A C and Clements, A, *Object-oriented experiences with ERIC*, 541

Burger, L, *Strategies for testing and monitoring VMEbus installations (AN)*, 381

Burger, L J, *Board level bus analysers for VMEbus and beyond (AN)*, 159

Bums, J B see Wang, L-Q, 141

Calvignac, G see Gibbs, D S, 59

Christensen, C see Abnous, A, 187

Civit-Balcells, A see Jimenez, G, 177

Civit-Breu, A see Jimenez, G, 177

Clematis, A, Dodero, G and Gianuzzi, V, *Process checkpointing primitives for fault tolerance: definitions and examples*, 15

Clements, A see Briers, A C, 541

Cockshott, P see Barrie, P, 115

Coraor, L D see Hulina, P T, 237

Cvijović, M and Kunc, M, *An approach to the design of distributed real-time operating systems*, 81

Deka, R, Singh, B and Glover, I A, *A two-pass TMS320C25 for the Motorola EXORMacs*, 133

Devine, M L, *Real time trigonometric function evaluation*, 417

Diaz, F see Jimenez, G, 177

Dipert, B and Vemer, D, *Designing an updatable BIOS using flash memory (AN)*, 427

Diwakar, H see Ranade, D, 263

Dodero, G see Clematis, A, 15

Doughman, G, *Use of stack simplifies M68HC11 programming (AN)*, 207

Dowling, E M see Vaidyanathan, A, 321

Dowling, E M, Linebarger, D A, Tong, Y and Munoz, M, *An adaptive microphone array processing system*, 507

Eswaran, C see Premalatha, G, 311

Evans, N E see Wang, L-Q, 141

Farell, R see Tragoudas, S, 481

Farhat, H and From, S, *Bounds on population coverage using test generation by fault sampling*, 269

Florek, A, Kozłowski, K, Wróblewski, W and Gapiński, J, *Computer-controlled digital correlator and its application in experimental physics*, 171

Frangakis, G see Barlas, G D, 453

From, S see Farhat, H, 269

Fuchs, W K see Stunkel, C B, 249

Gapiński, J see Florek, A, 171

Gianuzzi, V see Clematis, A, 15

Gibbs, D S, Ball, E and Calvignac, G, *A content addressable memory for data communications*, 59

Glover, I A see Deka, R, 133

Gopalakrishnan, G and Akella, V, *VLSI*

*asynchronous systems: specification and synthesis*, 517

Gray, J see Abnous, A, 187

Hanke, C and Tharalson, G, *Low skew clock drivers and their system design considerations (AN)*, 493

Hulina, P T, Kurian, L, John, E B and Coraor, L D, *Design and VLSI implementation of an access processor for a decoupled architecture*, 237

INMOS colour look-up tables (AN), 37

Izu, C, Arruabarrena, A and Beivide, R, *Analysis and evaluation of message management functions for bidimensional transputer networks*, 301

Jain, V K, Wills, J M and Wadekar, S A,

*Parallel processing architectures for advanced signal processing*, 471

Janssens, B see Stunkel, C B, 249

Jimenez, G, Sevilano, J L, Civit-Balcells, A, Diaz, F and Civit-Breu, A, *RISC-based architectures for multiple robot systems*, 177

John, E B see Hulina, P T, 237

Kim, J, Park, J and Kwon, W H,

*Architecture of a ladder solving processor for programmable controllers*, 369

Kozłowski, K see Florek, A, 171

Kunc, M see Cvijović, M, 81

Kurian, L see Hulina, P T, 237

Kwon, W H see Kim, J, 369

Lenell, J see Abnous, A, 187

Li, Q and Rische, N, *CONNECT - an architecture for a highly parallel system based on building blocks*, 67

Linebarger, D A see Dowling, E M, 507

Lombardi, F see Salinas, J, 529

Luque, E, Suppi, R and Sorribes, J, *Designing parallel systems: a performance prediction problem*, 25

Makedon, F see Tragoudas, S, 481

Mancini, L see Bertossi, A A, 91

Mick, J R, *Introduction to IDT's FourPort RAM (AN)*, 101

Milne, G J see Barrie, P, 115  
 Milway, M J, *A serial tram: design and testing*, 195  
 Munoz, M see Dowling, E M, 507

Naylor, A see Abnous, A, 187

Ovaska, S J see Vainio, O, 125

Park, J see Kim, J, 369  
 Plata, O G see Zapata, E L, 463  
 Premalatha, G and Eswaran, C, *Personal computer based cardiac monitor*, 311

Ranade, D and Diwakar, H, *Distributed memory management on a multi-transputer system*, 263  
 Ranganathan, N, Balaji, K R and Srinidhi, H N, *A VLSI array processor chip for computing joins in a relational database*, 227  
 Ravikumar, C P, *Parallel techniques for solving large scale travelling salesperson problems*, 149  
 Rishe, N see Li, Q, 67  
 Rivera, F F see Zapata, E L, 463

Sales, M J see Allinson, N M, 403  
 Salinas, J and Lombardi, F, *A data path approach for testing microprocessors with a fault bound: the MC68000 case*, 529  
 Sevilano, J L see Jimenez, G, 177  
 Shaw, P see Barrie, P, 115  
 Shono, K see Takakubo, H, 395  
 Singh, B see Deka, R, 133  
 Skordalakis, E see Barlas, G D, 453  
 Somibes, J see Luque, E, 25  
 Srinidhi, H N see Ranganathan, N, 227  
 Stunkel, C B, Janssens, B and Fuchs, W K, *Address tracing of parallel systems via TRAPEDS*, 249  
 Suppi, R see Luque, E, 25

Takakubo, H and Shono, K, *An image tracing approach using CMOS variable threshold logic*, 395  
 Tecchiolli, G see Battiti, R, 351  
 Tharalson, G see Hanke, C, 493  
 Thomae, D A and Van den Bout, D E, *Automatic circuit partitioning in the Anyboard rapid prototyping system*, 283  
 Tong, Y see Dowling, E M, 507  
 Tragoudas, S, Makedon, F and Farell, R, *Circuit partitioning into small sets*, 481

Vaidyanathan, A, Dowling, E M and Balsara, P T, *Design and implementation of a multi-microprocessor architecture for image processing*, 321  
 Vainio, O and Ovaska, S J, *Real-time AC motor modelling with the TMS320C25 signal processor*, 125  
 Van den Bout, D E see Thomae, D A, 283  
 Verner, D see Dipert, B, 427

Wadekar, S A see Jain, V K, 471  
 Wang, L-Q, Evans, N E and Burns, J B, *A portable data acquisition system for fading evaluation in UHF radio channels*, 141  
 Wang, W-H see Bertoni, J, 339  
 Wills, J M see Jain, V K, 471  
 Wróblewski, W see Florek, A, 171

Youssef, A and Arden, B, *Topology of efficiently controllable Banyan multistage networks*, 3

Zapata, E L, Plata, O G and Rivera, F F, *Design of parallel algorithms for a distributed memory hypercube*, 463

## Keyword index

### 28F001BX

Flash memory, BIOS, 427

### 8087 coprocessor

Sine and cosine function evaluation,  
 High speed real time computing, 417

### Access processors

Decoupled architecture, VLSI, 237

### Adaptive signal processing

Transputer, Supervisor, 291

### Address recognition

Data communications, Content  
 addressable memory, 59

### Address traces

Multicomputers, Multiprocessors, 249

### Architecture simulation

Object-oriented programming, RISC, 541

### Architectures

Parallel systems, Performance  
 evaluation, 25  
 Parallel systems, Hybrid networks, 67

### Assembly language programming

M68HC11, Stack operations, 207

### Asynchronous circuits

VLSI design, Formal specification, 517

### BIOS

Flash memory, 28F001BX, 427

### Board layout and system noise

Clock drivers, Low skew, 493

### Bus analysers

VMEbus, Diagnostic tools, 159

### CAD

Circuit partitioning, Heuristics, 481

### CMOS

RISC, VLSI, 187

### Cardiac monitors

Data acquisition, Diagnosis, 311

### Cellular automata

Maze solving, Image processing, 403

### Circuit partitioning

Rapid prototyping, Field programmable  
 gate arrays, 283  
 Heuristics, CAD, 481

### Clock drivers

Low skew, System design, 493

### Colour look-up tables

RFI, Troubleshooting, 37

### Combinatorial optimization

Parallel computing, Genetic algorithms,  
 351

### Combinatorial search

Parallel algorithms, Intel iPSC/2, 149

### Concurrent systems

Configurable array logic, Field  
 programmable gate arrays, 115

### Configurable array logic

Concurrent systems, Field programmable  
 gate arrays, 115

### Content addressable memory

Data communications, Address  
 recognition, 59

### Convolution

Image processing, Multi-microprocessors,  
 321

### Cross-assembler

Digital signal microprocessor, Data  
 format, 133

### DSP

Signal processors, Discrete simulation,  
 125

### Data acquisition

Single chip microprocessor, Data  
 retention, 141  
 Cardiac monitors, Diagnosis, 311

### Data communications

Content addressable memory, Address  
 recognition, 59

### Data format

Cross-assembler, Digital signal  
 microprocessor, 133

### Data path testing

Microprocessor testing, Functional  
 testing, 529

### Data retention

Single chip microprocessor, Data  
 acquisition, 141

### Decoupled architecture

Access processors, VLSI, 237

### Dedicated architecture

Ladder solving processors, Programmable  
 controllers, 369

### Diagnosis

Cardiac monitors, Data acquisition, 311

### Diagnostic tools

VMEbus, Bus analysers, 159

### Digital correlators

Microprocessor control, Interrupt-  
 driven software, 171

### Digital signal microprocessor

Cross-assembler, Data format, 133

### Discrete simulation

DSP, Signal processors, 125

### Distributed memory

Parallel programming, Hypercube  
 multicomputers, 463

### Distributed memory management

Transputers, RAM files, 263

### Fault simulation

Test generation, Testability profile, 269

### Fault tolerance

Replicated processing, Multiprocessor  
 systems, 91

### Feature analysis

Image tracing, Variable threshold logic,  
 395

### Field programmable gate arrays

Concurrent systems, Configurable array  
 logic, 115

- Circuit partitioning, Rapid prototyping, 283
- File and graphics servers**
  - Transputers, Petri nets, 453
- Flash memory**
  - BIOS, 28F001BX, 427
- Formal specification**
  - VLSI design, Asynchronous circuits, 517
- FourPort RAM**
  - System design, Parallel systems, 101
- Functional testing**
  - Microprocessor testing, Data path testing, 529
- Genetic algorithms**
  - Combinatorial optimization, Parallel computing, 351
- Heuristics**
  - Circuit partitioning, CAD, 481
- High speed real time computing**
  - Sine and cosine function evaluation, 8087 coprocessor, 417
- Hybrid networks**
  - Architectures, Parallel systems, 67
- Hypercube multicomputers**
  - Parallel programming, Distributed memory, 463
- I/O design**
  - Multiprocessor operating systems, Real-time embedded systems, 81
- Image processing**
  - Multi-microprocessors, Convolution, 321
  - Cellular automata, Maze solving, 403
- Image tracing**
  - Variable threshold logic, Feature analysis, 395
- Intel iPSC/2**
  - Combinatorial search, Parallel algorithms, 149
- Interfacing**
  - Microsystems, Transputers, 195
- Interrupt-driven software**
  - Digital correlators, Microprocessor control, 171
- Ladder solving processors**
  - Dedicated architecture, Programmable controllers, 369
- Low skew**
  - Clock drivers, System design, 493
- M68HC11**
  - Assembly language programming, Stack operations, 207
- Maze solving**
  - Cellular automata, Image processing, 403
- Message latency**
  - Multicomputer systems, Message management, 301
- Message management**
  - Multicomputer systems, Message latency, 301
- Microphone arrays**
  - Speech acquisition, Signal processing, 507
- Microprocessor control**
  - Digital correlators, Interrupt-driven software, 171
- Microprocessor testing**
  - Data path testing, Functional testing, 529
- Microsystems**
  - Interfacing, Transputers, 195
- Multi-microprocessors**
  - Image processing, Convolution, 321
- Multicomputer systems**
  - Message management, Message latency, 301
- Multicomputers**
  - Address traces, Multiprocessors, 249
- Multiple buses**
  - Multiprocessor, Shared caches, 339
- Multiple robots**
  - Multiprocessor control systems, RISC, 177
- Multiprocessor control systems**
  - Multiple robots, RISC, 177
- Multiprocessor operating systems**
  - Real-time embedded systems, I/O design, 81
- Multiprocessor systems**
  - Fault tolerance, Replicated processing, 91
- Multiprocessors**
  - Address traces, Multicomputers, 249
  - Multiple buses, Shared caches, 339
- Multistage interconnection networks**
  - Routing control, Topology, 3
- Nonlinear functions**
  - Parallel processing, Signal processing, 471
- Object-oriented programming**
  - Architecture simulation, RISC, 541
- Parallel algorithms**
  - Combinatorial search, Intel iPSC/2, 149
- Parallel computing**
  - Combinatorial optimization, Genetic algorithms, 351
- Parallel processing**
  - Signal processing, Nonlinear functions, 471
- Parallel programming**
  - Distributed memory, Hypercube multicomputers, 463
- Parallel systems**
  - Performance evaluation, Architecture, 25
  - Architecture, Hybrid networks, 67
  - FourPort RAM, System design, 101
- Performance evaluation**
  - Parallel systems, Architecture, 25
- Petri nets**
  - Transputers, File and graphics servers, 453
- Process checkpointing**
  - Software fault tolerance, UNIX, 15
- Programmable controllers**
  - Dedicated architecture, Ladder solving processors, 369
- RAM files**
  - Transputers, Distributed memory management, 263
- RFI**
  - Colour look-up tables, Troubleshooting, 37
- RISC**
  - Multiple robots, Multiprocessor control systems, 177
  - VLSI, CMOS, 187
  - Object-oriented programming, Architecture simulation, 541
- Rapid prototyping**
  - Circuit partitioning, Field programmable gate arrays, 283
- Real-time embedded systems**
  - Multiprocessor operating systems, I/O design, 81
- Relational databases**
  - VLSI, Systolic arrays, 227
- Replicated processing**
  - Fault tolerance, Multiprocessor systems, 91
- Routing control**
  - Multistage interconnection networks, Topology, 3
- Shared caches**
  - Multiprocessor, Multiple buses, 339
- Signal processing**
  - Parallel processing, Nonlinear functions, 471
  - Microphone arrays, Speech acquisition, 507
- Signal processors**
  - DSP, Discrete simulation, 125
- Sine and cosine function evaluation**
  - High speed real time computing, 8086 microprocessor, 417
- Single chip microprocessor**
  - Data acquisition, Data retention, 141
- Software fault tolerance**
  - UNIX, Process checkpointing, 15
- Speech acquisition**
  - Microphone arrays, Signal processing, 507
- Stack operations**
  - M68HC11, Assembly language programming, 207
- Supervisor**
  - Transputer, Adaptive signal processing, 291
- System analysers**
  - VMEbus, Test strategies, 381
- System design**
  - FourPort RAM, Parallel systems, 101
- Systolic arrays**
  - VLSI, Relational databases, 227
- Test generation**
  - Fault simulation, Testability profile, 269
- Test strategies**
  - VMEbus, System analysers, 381
- Testability profile**
  - Test generation, Fault simulation, 269
- Topology**
  - Multistage interconnection networks, Routing control, 3
- Transputer**
  - Adaptive signal processing, Supervisor, 291
- Transputers**
  - Microsystems, Interfacing, 195
  - Distributed memory management, RAM files, 263
  - File and graphics servers, Petri nets, 453
- Troubleshooting**
  - Colour look-up tables, RFI, 37
- UNIX**
  - Software fault tolerance, Process checkpointing, 15
- VLSI**
  - RISC, CMOS, 187
  - Systolic arrays, Relational databases, 227

Decoupled architecture, Access processors, 237

#### **VLSI design**

Asynchronous circuits, Formal specifications, 517

#### **VMEbus**

Bus analysers, Diagnostic tools, 159  
System analysers, Test strategies, 381

#### **Variable threshold logic**

Image tracing, Feature analysis, 395

#### **Book reviews**

FPGAs, Developments in the design, characteristics and applications of; W R

Moore and W Luk, EE&CSA Books, 1991  
A Clements, 388

Modula-2, The magic of; K Hopper, G Holmes, W Rogers, Addison-Wesley, 1991

J Gallacher, 331

Object-oriented design with applications, G Booth, Benjamin Cummings, 1991

D Ince, 332

RISC architectures, J C Heudin, C Panetto (Eds), Chapman and Hall, 1992

S Furber, 499

Semi-conductor memories, testing: theory and practice, A G van de Goor, John Wiley, 1991

J Niven, 389

**Literature**, 163, 386

#### **Comment/Editorial**

2, 451

#### **Conference reports**

C plus C++ in Action, Boston, USA, 10-12 June 1992

J Cooling, 276

Modula-2 and Beyond, Second International Modula-2 Conference, Loughborough, UK, 11-13 September 1991

J Cooling, 276

#### **Newsfile**

51, 58, 114, 170, 226, 282, 338, 394, 447, 450, 501, 506, 551

